Abstract-Thin-film self-aligned source-gated transistors (SGTs) have been made in polysilicon. The very high output impedance of this type of transistor makes it suited to analog circuits. Intrinsic voltage gains of greater than 1000 have been measured at particular drain voltages. The drain voltage dependence of the gain is explained based on the device physics of the SGT and the fact that a pinchoff occurs at both the source and the drain. The results obtained from these devices, which are far from optimal, suggest that, with a proper design, the SGT is well suited to a wide range of analog applications.
Intrinsic Gain in Self-Aligned Polysilicon Source-Gated Transistors
I. INTRODUCTION
T HIN-FILM polysilicon layers enable large-area inexpensive devices and circuits to be made for use in systems concerned with the man-machine interface [1] , [2] or cheap disposable devices resulting from the economies of scale.
To date, the application of polysilicon devices is almost entirely restricted to digital circuits. In this paper, we are concerned with analog circuits and, in particular, the amplification factor or intrinsic gain of the thin-film transistor. It is difficult to obtain a high intrinsic gain in conventional polysilicon fieldeffect transistors (FETs) because the output characteristic is degraded by the so-called "kink effect" in which minority carriers generated in the high field region at the drain under saturation drift back toward the source and increase the drain current via the bipolar effect [3] - [5] . Therefore, the output impedance is only large for small drain voltages. In a sourcegated transistor (SGT), however, we have a reverse biased barrier at the source [6] that extracts any minority carriers. Furthermore, the saturation is far stronger because it occurs at both the source and the drain, and the output impedance can be very large.
It has been established that SGTs in polysilicon have the main characteristics that distinguish them from the conven- tional thin-film FETs, namely a smaller saturation voltage and a larger output impedance [8] . The SGTs were made by adapting a mask set used for making standard FETs using a technology based on the excimer laser crystallization of amorphous silicon. The bottom-gate structure had a far from optimum performance in relation to the degradation of the transistor characteristics due to poor passivation at the edge of the source and the large feedback capacitance formed by the large gate-drain overlap.
In this paper, we examine the SGTs made using a similar but improved technology. In particular, the gate is self-aligned with the drain contact region. The intrinsic gain is measured on various structures and is analyzed in relation to the device physics that determines the output characteristic.
II. TECHNOLOGY
The self-aligned SGTs were made on glass substrates. Fig. 1 shows a microphotograph of a typical structure. A schematic cross section of the structure is shown in Fig. 2 .
Following the deposition and definition of a chromium gate metal, the 200-nm SiN x and 200-nm SiO 2 were deposited using PECVD, followed by 40 nm of a-Si:H. The amorphous silicon 0018-9383/$26.00 © 2010 IEEE was dehydrogenated by baking at 450
• C, and various implants of BF 2 or P were used to give a range of doping levels in the polysilicon.
The drain n + contacts were aligned with the gate using back exposure through the glass to define a positive resist. After the chemical removal of the exposed resist regions, a highdose P implant was used to form drain-contact regions aligned with the gate. The polysilicon and contact regions were formed using an excimer laser followed by definition and dry etching to form polysilicon islands. The source windows were etched in a 120-nm SiO 2 , followed by various 5-keV BF 2 or P implants in order to modify the source barrier profile. The implants were annealed at 550
• C. Chromium and AlTi metal layers were deposited and defined to form a Schottky-source and field-plate structure shown in Fig. 2 . Finally, the structure was passivated using the 0.6-μm nitride layer and the contacts made to the source, drain, and gate pads using Cr/AlTi/Cr metallization via contact holes.
III. SGT CHARACTERISTICS
The output and transfer characteristics were measured on devices similar to that shown in Fig. 1 . Despite the misalignment of the source window between the two drain contacts, the current between the source and either drain was the same, which is in agreement with the general property of an SGT that the current is independent of the source-drain separation. (d in Fig. 2 ). Various devices with a range of source lengths (S), source-drain separations (d), and barrier changing implants have been measured.
Examples of the device characteristics are shown in Figs. 3 and 4 for two devices with different polysilicon doping levels and different barrier modifying implants. Device (b) has a higher n-type polysilicon doping and therefore requires a larger negative voltage to turn it off compared with device (a).
It is seen in Fig. 3 that the characteristics exhibit the features of an SGT, namely the low saturation voltage and high output impedance [6] - [8] . The change of the saturation voltage with the gate voltage was measured to be 0.04, which is in good agreement with that predicted by the dielectric model of the SGT [8] . Furthermore, the high output impedance is maintained right out to V D = 20 V with no degradation due to the kink effect.
While the saturation in device (a) is sharp and well defined, device (b) shows a more rounded feature. This is most probably due to the high-dose BF 2 implant below the Cr source and the resulting doping profile. Since the annealing temperature for this implant was limited to 550
• C to prevent glass compaction, there will be a lot of residual damage centers and inactive boron, making the depletion more complicated.
Assuming the barrier lowering is proportional to the electric field at the Schottky barrier interface [8] , the transfer characteristics in Fig. 4 give a barrier lowering constant of ≈3 nm for (a) and ≈2 nm for (b) [8] . While the value for (a) is similar to that measured in an ideal metal-silicon Schottky diode [9] , the value for (b) is much lower. The latter is probably due to a thin oxide layer in the source window and to the poor quality of the polysilicon layer following the BF 2 implant. It has been shown previously, using computer modeling, that the current crossing the source barrier is concentrated at the drain end of the source [10] . This feature is shown experimentally in Fig. 5 . Here, we see that the drain current is insensitive to the source length, provided it is greater than ≈2 μm. Therefore, to maximize the frequency response, the source length should be small, since a long source simply increases the source capacitance without increasing the current. For device (a) shown in Fig. 3 , which has a 2-μm source length, the calculated f T [11] increases to approximately 80 MHz at the highest gate voltages.
A. Intrinsic Gain in SGT With Schottky Source
The intrinsic voltage gain is given by the ratio of the transconductance g m and output conductance g d . An analysis of the SGT with a Schottky barrier source shows that the transconductance is proportional to the average source current density J S and the capacitance per unit area of the gate insulator [11] . Therefore, g m will increase with decreasing source barrier height and gate insulator thickness.
In a FET, the output conductance in the saturation is determined by the channel length that is shortening with increasing V D , combined with the effect of a carrier generation in the highfield pinchoff region at the drain (the so-called kink effect). In the SGT, we expect both these physical mechanisms to play a role, but the saturation is more complicated because as V D increases, the pinchoff and current saturation first occur under the source, as shown schematically in Fig. 6(a) and. Then, at higher V D , the device also pinches off at the drain end of the parasitic FET [see Fig. 6(b) ].
The change of the drain current with the drain voltage is shown schematically in Fig. 7 for two gate voltages. As V D increases from 0 V, for a given gate voltage V G1 , the depletion layer of the reverse biased source barrier becomes thicker, and the electric field under the source increases until the carriers induced by the gate are depleted. This is region (1) in Fig. 7 . The current at V SAT1 saturates because a further increase in V D does not affect the electric field under the source barrier. A further increase in V D causes the depletion envelope to spread sideways toward the drain. In this region, (2) in Fig. 7 , the output conductance depends on the quality of the passivation at the edge of the source (point A in Fig. 6 ) and its ability to minimize any rise in the normal component of the electric field under the barrier as the drain field increases. In region (2), there will be a small potential drop across the parasitic FET, so the change of the potential of its floating source (point B in Fig. 6 ) will be similar to the change of V D . However, as the floating source potential becomes more positive, the FET begins to turn off; its conductance starts to decrease, and it drops more potential. Therefore, in region (2) of Fig. 7 , we expect a decrease in the conductance as V D increases because the change in the electric field with V D is more uniformly spread between the source and drain. Finally, when V D = V G − V T , the parasitic FET pinches off close to the drain contact, and the current in the parasitic FET saturates (V SAT2 in Fig. 7) . In this region, we expect the overall conductance of the SGT to be affected by the conductance of the FET in saturation, which is dependent on channel-shortening effects. Therefore, around V SAT2 , the conductance should be influenced by the source-drain separation and the length of the channel. With both the source and drain ends pinched off, a very large output impedance is expected, (region 3) which is indeed a feature of the SGT. Above V D = V SAT2 , further increases in V D will be dropped across the pinchoff region at the drain, and the field will increase strongly causing a carrier generation via hot carriers and a rise in the output conductance (region (4) in Fig. 7) .
Also shown in Fig. 7 is a schematic of the I D -versus-V D curve for a higher V G . I D is higher, so we expect a larger g m . The change in V SAT1 is small because dV SAT1 /dV G is small [8] , but there is a shift in V SAT2 because of the change in V G − V T , and ΔV SAT2 = V G2 − V G1 . Furthermore, a larger V G will increase the electric field, particularly near the drain, and an increase in the carrier generation at V D > V SAT2 is expected. However, it should be noted that, while in a FET, the minority carrier current tends to be amplified because the source junction becomes forward biased and there is a bipolar effect (the kink effect) and, while in the SGT, the source is reverse biased, minority carriers are extracted, and no amplification occurs.
B. Intrinsic-Gain Measurements
The intrinsic-voltage-gain (g m /g d ) measurements were made on transistors having a range of source lengths and source-drain separations. There were also variations in the characteristic of the Schottky source barrier due to the implantation of dopants below the source barrier. In general, the transconductance of the devices was poor in comparison to an equivalent FET because, first, the barrier lowering constant was low, presumably due to a thin oxide layer in the source window and, second, the insulator was thick (200 nm SiO 2 + 200 nm SiN x ) compared to that in a typical polysilicon FET. This means that J S and C i were much smaller than the optimum. The output conductance, however, was very low for certain values of V D and strongly V D dependent. This led to voltage gains higher than a thousand in some devices.
An example of the drain voltage dependence of the intrinsic gain in these polysilicon SGTs is shown in Fig. 8 for two different gate voltages. The output characteristics were similar to those shown in Fig. 3(b) . The source-drain separations in (a) and (b) were 4 and 10 μm, respectively. To modify the barrier, a BF 2 implant was made in the source window. This implant should also aid the passivation since the polysilicon region around the edge of the window will be less n-type. We see from Fig. 8 that, for a given V G , there are large variations in the gain with the drain voltage. Since g m does not change very much, these variations are due to the changes in g d .
With reference to (a), at V G = −36 V, the gain increases rapidly as V D increases to V SAT1 (see (1) in Fig. 7 ), which is approximately 1.5 V. It then increases further as the device saturates at V SAT2 (see (2) in Fig. 7 ) which, since V T ≈ −40 V, should be around 4 V. The highest gain occurs when V D > V SAT2 (see (3) in Fig. 7 ), but as V D becomes much larger than V SAT2 , the gain falls off, presumably due to an increase in g d , as suggested earlier (see (4) in Fig. 7) . Increasing V G to −30 V shows a rise in the gain at low voltages, which is consistent with an increase in I D and g m . However, there is a shift in the position of the maximum gain, which is consistent with a shift of 6 V in V SAT2 . Interestingly, the increase in the gain around V SAT1 due to a larger g m is very similar to that around V SAT2 (≈4). We see, therefore, that these gain curves are consistent with the general description of what is expected from the output characteristics.
Measurements on an identical structure but with a larger source-drain separation are shown in (b). The gains at low drain voltages are similar to those in (a), but at a higher V D , the maximum gains are much higher. For V G = −36 V, for example, the measurements in (a) show a maximum gain of ≈250 for V D ≈ 8 V. In (b), the gain continues to rise to a value of ≈500 at V D ≈ 10 V. We attribute this to a reduction of the channel-shortening effects and g d in the device with a larger source-drain separation. At V G = −30 V, the maximum gains can be extremely large, as the output conductance tends to zero. In fact, we have measured a negative resistance in some devices due to the interaction between the two highimpedance regions at the source and drain ends of the device. Above V D = 15 V, these measurements become very noisy and unreliable. However, if we scale the increase in the gain with that measured around V SAT1 , the maximum gain is ≈5000. It remains to be seen if these very high gains are practically useful.
A device with very different gain characteristics is shown in Fig. 9 . This device had a phosphorus implant in the source window which made the polysilicon more n-type. The edge passivation was therefore likely to be worse than in the previous sample. This device, which had a current ten times higher than those shown in Fig. 8 , did not show large variations in the gain with V G . We believe that this is due to the poor passivation and to the formation of a high field region at the edge of the source window (region A in Fig. 6 ). Such a region could provide a situation in which the conductance is proportional to the current either due to the carrier generation or to the effect of the lateral electric field on the low peripheral barrier. Such an effect, of course, would tend to negate any increase in the gain arising from an increase in current and g m . Despite the degradation of g d , however, gains over 500 are observed.
IV. CONCLUSION
Self-aligned SGTs have been fabricated in polysilicon. Using Cr Schottky source barriers, the characteristic features of the SGTs, namely the high output impedance and low saturation voltage, were observed with the absence of the deleterious kink effect found in polysilicon FETs. The effective barrier lowering constant was similar to that expected in the high current devices, but many samples had low values, presumably due to the presence of a thin oxide in the source window and residual disorder following the barrier modification implant. The calculated f T of the highest current devices was well above 50 MHz.
The drain voltage dependence of the intrinsic voltage gain (g m /g d ) was complicated by the fact that the device first pinches off at the source and then at the drain, as the drain voltage was increased. This led to a double peak in the gain characteristic with the highest gain achieved when both the source and drain were pinched off. An intrinsic voltage gain in excess of a thousand was obtained in some cases. It is shown that the variations of the gain with the drain voltage in a well-passivated structure agree well with our understanding of how the device works. The high gains were obtained by engineering very high output impedances and are well suited to analog applications. These devices were far from the optimum, however, particularly in relation to g m and their speed of operation.
